In this study, a non-linear sliding mode control (NLSMC) and new switching dynamics control strategy have been proposed for a unified power quality conditioner (UPQC) to improve the power quality problem in power system distribution network. The proposed non-linear sliding surface reflects the controlling action of the DC-link capacitor voltage with a variation of the system's damping ratio and permits the DC-link voltage to obtain a low overshoot and small settling time. This NLSMC technique combines with a novel synchronous-reference frame (SRF) control technique for generation of a rapid and stable reference signal for both shunt and series converters. A new switching dynamics control strategy has been designed for the voltage source converters of UPQC and this design helps in the reduction of band violation of the hysteresis band as well as improvement in the tracking behaviour of UPQC during grid perturbations. Consequently, NLSMC-SRF technique along with new switching strategy in UPQC provides an effective compensator for voltage/current harmonics, sag/swell, voltage unbalance and interruptions. The proposed control strategy of UPQC is validated through MATLAB/SIMULINK, followed by the experimental system using real-time hardware-in-the-loop. Adequate results are reported after a comparative assessment with the conventional proportional-integral and hysteresis controller.
Introduction
Nowadays, power quality (PQ) issue is one of the major problems due to growing usage of non-linear power electronics loads and equipment in residences as well as in industries [1] has led to create harmonics in voltage and current. In addition, various network faults and switching of capacitor banks also create PQ issues, such as voltage sag/swell, voltage unbalance and voltage interruptions. Unified PQ conditioner (UPQC) is a custom power device, which is one of the promising solutions for mitigating these PQ issues. A general block diagram of UPQC is depicted in Fig. 1a consisting of shunt and series converters coupled through a common DC-link capacitor. Generally shunt converter is connected in parallel with loads through the coupling inductor L shf to compensate all current related problems [2] whilst series converter is connected in series with line through ac filter (R sf , L sf and C f ), switching resistor R g and series transformer for compensating all voltage related problems [3] .
DC-link voltage regulation is one of the essential methodologies in UPQC and various methods such as proportional-integral (PI), PI-derivative and fuzzy controllers [4] [5] [6] have been proposed for controlling the DC-link voltage. These controllers fail to regulate the DC-link voltage during fast transient conditions of system load and system uncertainty condition due to the failure of system components in the power disturbance network. Hence, the DC-link voltage of the UPQC can significantly deviate from its reference value and takes finite time interval to return to its original value, resulting in performance degradation of UPQC compensation process. To ensure high performance UPQC system, the DC-link voltage should settle quickly with a low overshoot. It is a well-comprehended certainty that a low overshoot can be accomplished with high settling time and vice versa, which is not desirable in UPQC as DC-link capacitor voltage can control the operation of both shunt and series converters. The proposed non-linear sliding mode control (NLSMC) solves this particular problem, which is a combination of composite non-linear feedback (CNF) [7, 8] and sliding mode control (SMC) techniques [9] .
Recently, various studies have been carried out in order to consolidate the advantages of CNF and SMC techniques. This combination of CNF and SMC is one of the preferable choices for a system with uncertainties and disturbances [10, 11] . It was shown in [12] that NLSMC has potential for match perturbations, better tracking performance, low overshoot and low settling time by varying the system's closed-loop damping ratio in its non-linear surface. Initially, the non-linear surface preserves the damping ratio at a low value and regularly varies it towards an ultimate high value to guarantee fast response, when DC-link voltage approaches a set point. Thus, this control algorithm provides an enhanced performance for regulating the DC-link voltage of UPQC. Further, the performance of UPQC depends upon how quickly and how accurately reference signal is extracted during power system dynamic condition. Hence, we consider NLSMC-SRF (synchronous-reference frame) reference generation technique by combining both NLSMC and SRF techniques. This method extracts the peak amplitude of source current and fundamental positive-sequence signal accurately during power system dynamic condition and generates the reference signal quickly.
Reference signal tracking control plays an essential role in PQ improvement, generally hysteresis band (HB) current and voltage controllers [13, 14] are utilised for tracking a specified reference current and voltage for generation of pulse-width modulation (PWM) signal for controlling both converters. The HB control (HBC) method has fast response and ease in implementation in compared with other control strategies like triangular carrier PWM [15] and space-vector modulation (SVM) technique [16] . In contrast, HBC exhibits undesirable features such as band violation during grid perturbation and uneven switching frequency which gives rise to acoustic noise causing difficulty in designing of LC filter for series converter. As a result, poor compensation and serious filter currents are brought into notice. Considering above facts taken into account, a proper switching dynamics for HB needs to be developed, through which a simpler band calculation, less band violation, better tracking performance of reference signal and better injection capability of compensating current as well as compensating voltage at point of common coupling of power distribution network can be achieved.
Therefore, a new switching dynamics for HB has been proposed here and the formulation of HB depends upon the DC-link voltage regulation as well as reference signal generation. Thus, the proposed NLSMC-SRF-based new switching dynamic for HB can effectively eliminate PQ issues like current/voltage harmonics, voltage sag/swell, voltage unbalance and voltage interruptions during any operating conditions of power system perturbations. The proposed control technique is validated through extensive simulation and real-time experimental studies accomplished by using hardware-in-the-loop (HIL) system in OPAL-RT simulator (OP5600) with OP5142 Xilinx SPARTAN-3(3xc3s5000) field programmable gate array (FPGA) processor for user interconnection. A comparative assessment has been performed between proposed control strategy, conventional PI controller and fixed-HBC technique. Step response of the proposed method with initial and final conditions of damping ratio and settling time
Design of NLSMC scheme for DC-link voltage regulation
Generally the shunt converter of UPQC is responsible for DC-link voltage regulation. Thus the proposed NLSMC scheme is designed for a shunt converter for DC-link voltage regulation. Schematic diagram of the shunt voltage source converter (VSC) is depicted in Fig. 1b . The conventional dynamic equations of plant model in a d-q frame are presented in (1) and (2) . The plant system representation model is depicted in Fig. 1c and the step response of the proposed NLSMC scheme with initial and final damping ratios and settling time is displayed in Fig. 1d . From this step response, it can be seen that both peak overshoot and settling time are essentially low on account of the proposed NLSMC scheme
where 
To acquire a quick dynamic response, the switching state functions u d and u q are defined from (1) as
where
The inputs u d and u q are consisted of linear decoupling compensation term and a non-linear term. To accomplish a quick dynamic response and zero steady-state errors, the non-linear sliding surface for the system is defined as
where I sp is the peak value of supply current, F is the linear gain matrix, ψ(y) is the non-linear function, P is the positive-definite matrix and A 12 T can be defined from (1) by representing it to be a regular form [12] A reg = A 11 A 12
The values of z 1 (t) and z 2 (t) of (6) are defined as
where x 1 is obtained from the average DC bus voltage V dc and its reference value V dc_ref
and derivative of x 1 is defined as
where T is the sampling time.
In sliding mode approach, the switching function values y 1 and y 2 are defined as follows:
where g is the switching function= c 3 x 1 + c 4 x 2 and c 3 , c 4 are constants.
The non-linear sliding surface defined in (6) is consisted of a linear and non-linear term. Primarily non-linear terms are zero and subsequently the linear term chooses initial damping ratio δ 1 and settling time t s . From (6), c 2 = 1 and c 1 is defined as
Here F is designed for initial low damping ratio (δ 1 = 0.4) and initial high settling time (t s1 = 0.25) and matrixF can be found by using pole placement technique. Locations of the poles are at −δ + δ 2 − 1 ω n and −δ − δ 2 − 1 ω n , where value of natural frequency of oscillation ω n can be calculated from known values of the damping ratio δ and the settling time t s . Thus ω n can be written as ω n = 4/ δt s . Accordingly poles of the close-loop system are found to be placed at −16 ± 36.6606i. Using pole placement technique, the gain matrix is found as F = [0.1738 0.9723].
Considering final damping ratio as δ 2 = 0.86 and settling time as t s2 = 0.12, the required gain matrix k 2 can be computed as k 2 = [0.0804 0.9888] using pole placement technique.
The non-linear function ψ(y) changes from 0 to − β as output changes from its initial value to final value. It is given in [17] that introduction of this function changes the damping ratio of the system from its initial value (δ 1 ) to the final value (δ 2 ), where δ 2 > δ 1 . When ψ(y) = 0 at t = 0, the damping ratio (δ 1 ) is contributed by F. When its output reaches to the final value, the steady-state value of ψ(y) becomes ψ(y) = − β, and the final damping ratio (δ 2 ) is contributed by k 2 , therefore ψ(y) can be written as
where ᾱ is a positive constant that should have a large value to ensure a small initial value of ψ, y is the DC-link voltage and β is the tuning parameter, which is determined by the required gain of k 2 and F. Thus, the resulting equation is defined as
To realise the desired damping ratio, the above equation can be equivalently expressed as
Equation (16) decides the value of β. This parameter helps to choose the damping ratio in conjunction with matrixP, which is determined using linear matrix inequality technique based on the following equation:
where p ∈ R 2 × 2 can be chosen based on the desired final damping ratio δ 2 and Q is the negative-definite matrix.
Stability of the sliding surface
Stability of the sliding surface is one of the important approaches in NLSMC design. Fig. 2a shows the sliding surface and its stability is determined by considering the NLSMC mode (s (z, t) = 0). From (6), the following expression can be obtained:
The system in regular form [12] can be described as
From (18) and (19), the system equation during NLSMC becomes
The stability of NLSMC technique is defined from the subsystem (20) by considering the theorem defined in [17] . Hence we apply the Lyapunov function to (20) to prove the stability of the system.
Let us consider the following Lyapunov function:
By solving (21), it becomes
Therefore, by considering PA 12 = ε, (22) becomes
Since non-linear function ψ(y) defined in (14) is negative and PA 12 A 12 T P = εε T ≥ 0, the matrix 2ψ(y)εε T is a negative semidefinite. The matrix −Q is negative-definite and furthers the addition of a negative semi-definite and a negative-definite matrix results in a negative-definite matrix. Therefore, we can write V (t) < 0, which satisfies the stability condition of NLSMC.
Proposed reference signal generation
The SRF-based control strategy is depicted in Fig. 2b . The SRF control method is one of the best methods for generation of reference signal during disturbance and uncertainty condition of power system network [18] . For generation of reference signal, the source voltages are applied to a phase-locked loop (PLL), where three phase unit vector signals and sine-cosine signals are generated as depicted in Fig. 2c . Three phase unit vector signals are transformed to d − q − 0 coordinate to obtain real component (u d ) and reactive component (u q ). These components are multiplied with the peak amplitude of the source current (I sp ), generated using NLSMC scheme and get inverse transformed to a − b − c coordinate for generating the source reference current. Compensating reference current (i f_ref ) is obtained by taking the difference between the load current and source reference current. For series converter, the reference voltage generation can be used for solving the voltage PQ problems. The control structure is primarily dependent on the integration of source 
Proposed switching dynamics in UPQC

Analysis of switching dynamics in shunt converter
Design of switching dynamics of shunt converter is a significant concern for controlling the switching band of hysteresis controller in transient condition. Instead of considering three-phase VSC, a single-phase VSC supported the DC-link capacitor is taken into account for simpler analysis. Fig. 3a shows schematic circuit for a single-phase shunt converter, and tracking of the reference current i faref is presented in Fig. 3b .
The higher and lower boundary limits are generated by adding and deducting HBs for the compensating reference current. For tracing a positive reference current at particular time t′, switch Q 1 is closed and Q 2 is opened, as a result of which capacitor voltage V dc /2 is linked to converter, and also the reference current i fa + increases from (i faref − h) to (i faref + h). When it reaches a higher limit (i faref + h), the reference current i fa − needs to be fetched towards the lower band. To achieve this event, switch Q 1 is opened and Q 2 is closed and consequently capacitor voltage −V dc /2 is coupled to the shunt converter for rising of negative reference current slope from instant t′′ to t′′′.
For designing the switching band, we consider current waveform within a modulation cycle as shown in Fig. 3b . When switch Q 1 conducts, the corresponding voltage equation becomes
From Fig. 3b , the positive slope of the current for the duration t′ to t′′ is determined. Then on-time (t 1on ) becomes 
Applying the value of di fa /dt in (27), t 1on becomes
Similarly, when switch Q 2 conducts, the voltage equation becomes
The negative rise of current through the period t′′ to t′′′ becomes
Then off-time (t 1off ) becomes
Applying the value of di fa /dt in (32), t 1off becomes
The switching frequency ( f c ) is obtained by adding (28) and (33) (see (34)) Equation (35) can be obtained after simplifying (34)
From (35), we can obtain the HB
where V a , V dc , L fa and i fa are the source voltage, DC-link voltage, coupling inductor and compensating current, respectively. For 
symmetrical operation of all three phases, it can be expected that HB profiles HB a , HB b , HB c will almost be same, but have a phase difference.
Analysis of switching dynamics in series converter
The primary function of a series converter is to suppress the sag/ swell, voltage harmonics and voltage unbalance from supply voltage. To accomplish this job accurately, the appropriate design of switching band is an important concern. The boundaries of switching band are created using a hysteresis band ( To make the analysis easier, a single-phase series converter having a DC-link capacitor is taken into account as illustrated in Fig. 3c . A single-phase equivalent of series converter with exterior circuit parts is presented in Fig. 3d , where R g is the switching band resistor, added in series with filter capacitor to make the switching band more linear in compared to the switching band present during only capacitor filter, V sir is the equivalent voltage source and Z p = (R p + jwL p ) is the equivalent impedance exterior to the series converter. To originate a relation involving switching frequency along with some additional parameters, one period of switching action is demonstrated in Fig. 3d . Since both positive and negative reference voltages are same for band control operation, we take into account first positive reference voltage.
When switch Q 1a is on, a positive DC-link voltage +(V dc /2) is applied over the filter elements. Applying Kirchhoff's voltage law and Kirchhoff's current law, the following equations are obtained:
Injection current is slowly varied in nature in compared to the capacitor current. Thus variation of converter current is nearly equal to the variation in the capacitor current without losing accuracy. Thus (38) becomes
Rearranging the aforementioned equation for calculation of length of positive slope as
Further a negative slope is obtained by making the switch Q 2a on. This provides a converter output voltage as −(V dc /2). The series converter voltage is discharged through capacitor current to reach the lower limit of (V ref − h). Similar to positive slope, the following equations are obtained for negative slope:
Thus the complete time length of one switching period can be figured out as
Modification in capacitor current di cf may be found from the capacitor dynamic equation
Differentiating and relocating the aforementioned equation, the variation of the capacitor current could be defined as
As series converter voltage V scon is excellently tracking reference voltage V scon_ref , the series converter voltage corresponding to reference voltage is V scon = V scon_ref . Due to a negligible voltage drop across the capacitor at high frequency, the variation of capacitor voltage is minimised. Thus
Substituting (47) into (46), the variation of capacitor current is procured as
Substituting (48) into (44), the time required for one switching period is obtained as
A fundamental component can only be assumed in the reference voltage and the switching frequency of the band controller can be expressed as
From (50), it is perceived that the switching frequency relies on R g /L sf ratio, capacitor voltage, voltage drop in filter resistance, reference voltage and band (h). Simplifying (50) the HB for series converter is obtained by
Simulation result and discussion
To verify the effectiveness of UPQC, the proposed control strategy has been tested using MATLAB/SIMULINK with system parameters given in Table 1 . The three-phase UPQC system comprises of shunt and series converters with a common DC-link capacitor. A three-phase diode-rectifier bridge feeding RL load is used as a harmonic current producing load with a total harmonic distortion (THD) of 32.3%. For simulation analysis, some assumptions have been considered such as a step change of load at 0.15 s for transient performance, 20% of sag/swell creation between 0.12 and 0.18 s for four cycles, source voltage harmonic creation by adding fifth and seventh harmonics to the source voltage and voltage unbalance formation by varying phase-A and phase-C amplitudes up to ±20 % from its nominal value. Here we consider two different cases for analysing the performance of UPQC.
Case 1: DC-link voltage performance
In In case of the proposed NLSMC, the DC-link voltage stabilises within 0.02 s at the initial stage, and at load transient condition, it takes about 0.04 s for stabilisation with low overshoot and low undershoot. In addition, the steady state ripples in DC-link voltage is negligible. Thus, it helps in reduction of steady-state distortion in source current. When sag and swell occur in supply side, DC-link voltage falls down to 590 and 600 V, respectively, at 0.15 s and takes about 0.08 and 0.07 s to stable. In unbalanced case, DC-link voltage cannot deviates from its original position and always follows the reference value. Thus, the proposed NLSMC controller technique enhances the performance of UPQC. Table 2 gives a comparison of the DC-link performance for PI and NLSMC controller schemes.
Case 2: Consideration of overall performance
In this section, we consider the overall operational performance of UPQC based on proposed control strategy. Fig. 4b shows the switching bands and switching patterns of both shunt and series converters of UPQC from top to bottom order.
For shunt converter, the band violation is negligible during load changing conditions, thus, tracking the performance of compensating current is improved with greater reduction of ripples in the source current. In case of series converter, band violation is less during sag condition and band voltage is almost linear. Thus, it improves the tracking performance of compensating voltage, which in turn leads to better compensation capability to load voltage. The compensating current and voltage tracking performances of PI with fixed hysteresis controller and proposed NLSM with new switching dynamics are sequentially presented in Fig. 5a . From the figure, it is clear that the proposed control strategy exhibits better tracking performance irrespective of disturbance occurring in load side or source side. The performance of shunt converter is tested in Fig. 5b with load changing conditions and it is found that proposed NLSM shows better result as compared to PI with fixed hysteresis controller. The analysis is based on the THD. According to Table 3 , THD of the source current before and after transient conditions are found to be 3.26 and 4.32%, respectively in conventional controller, whereas in the case of proposed controller they are reduced to 2.42 and 2.84%, respectively.
As compensating voltage contents switching ripple, it produces unnecessary distortion across the series transformer when it is injected through series transformer. According to Table 4 , THD of the compensating voltage for sag and swell conditions are 4.24 and 4.13%, respectively, in conventional controller, whereas in the case of proposed controller they are reduced to 2.45 and 2.38%, respectively. Hence the proposed control strategy can enhance the compensation capability by reducing the amount of ripple in the Performance of series converter of UPQC during harmonics (distorted) and unbalanced supply condition using proposed control algorithm compensation voltage. Fig. 5c shows the sag/swell voltage compensation performance, where the series converter is utilised to compensate the load voltage around its nominal value by proper injection of compensating voltage through series transformer. Fig. 5d shows the compensation performance of series converter of UPQC for compensating harmonic voltage and unbalance source voltage. It is clear that, the proposed control strategy can satisfactorily eliminate all harmonics and unbalance present in the source voltage by injecting proper compensation voltage and makes the load voltage free from all such disturbances, which confirms the superiority of the proposed control strategy.
Result analysis using real-time HIL system
A real-time HIL system is configured to validate effectiveness of the proposed control strategy of UPQC. Fig. 6a shows the laboratory experimental setup using HIL system. The HIL simulation is a system that is utilised as a development and test of complex real-time embedded systems. The real-time HIL system consists of an OPAL-RT digital simulator (OP5600) with OP5142 Xilinx SPARTAN-3 (3xc3s5000) FPGA processor as shown in Fig. 6b .
The performance of the UPQC on the real-time HIL system is evaluated for load transient, voltage sag/swell, voltage unbalance, voltage harmonic and voltage interruptions conditions. For the experimental validation, we consider the same set of system parameters and load conditions as specified in simulation analysis. The details of load, compensating and source current under transient condition are presented in Fig. 7a for conventional and proposed controllers from top to bottom order. It is analysed from figure that, the source current waveform of proposed method is comparatively more sinusoidal than conventional PI with fixed hysteresis controller. Fig. 7b shows the waveform of voltage sag/ swell with a depth of 20% and its corresponding source voltage, compensating voltage and load voltage after compensation, respectively, in a top to bottom order. As shown in the figure, the series converter of UPQC compensates the voltage sag/swell by injecting a voltage with proper amplitude and polarity. As a result, the load voltage is compensated completely. Fig. 7c shows an experimental study of voltage harmonics and voltage unbalance compensation capability of the proposed algorithm from top to bottom order. The series converter of UPQC acts as a series-type harmonic voltage compensator to filter out harmonic components and provides quality voltage to the load. Similarly, in case of unbalanced supply voltage the series converter of the UPQC can inject a proper amount of voltage for regulating the load voltage to its nominal value. The performance of the DClink voltage control is analysed under situation such as sudden load change, voltage sag/swell and supply voltage unbalance condition. Fig. 7d shows the DC-link voltage for both conventional PI and proposed controllers during these conditions are shown from top to bottom order. From the result, it is observed that the proposed control algorithm provides better voltage regulation in compared to the conventional PI controller. The performance of the series converter during voltage interruptions condition by using the proposed control algorithm is shown in Fig. 7e . The DC-link voltage, supply voltage, compensating voltage and load voltage after compensation with proposed method are shown in figure from top to bottom order, respectively. It is observed from the figure that, the DC-link capacitor voltage is able to settle down quickly and provides better voltage regulation in compared to the conventional PI controller. Correspondingly, the series converter of UPQC detects the voltage interruptions and injects the equal amount of voltages so that the load voltage is regulated to its nominal value.
Conclusions
A novel NLSMC technique along with new switching dynamics control strategy for UPQC is proposed in this paper to improve the PQ problems in power distribution network. It is observed from both simulation and experimental studies that, the NLSMC controller technique is superior to PI controller for controlling the DC-link voltage of UPQC, as it delivers less overshoot and less settling time for stabilising the DC-link voltage during occurrence Hence, novel NLSMC-SRF-based control strategy is utilised in the UPQC system for quick extraction of the reference signal, which plays a significant role in the HB calculation. The proposed switching dynamics control strategy generates the HB more accurately and makes the band calculation simpler. Consequently, this control strategy can overcome drawbacks of band violation and switching losses occurring in the fixed hysteresis band, in the presence of load as well as source perturbations. Therefore, the tracking performance of UPQC is improved, which drastically reduces the switching ripples present in the compensating voltage and source current. With the aforementioned views, it can be realised that the proposed NLSMC-SRF with switching dynamic for HB control strategy can enhance the performance of UPQC during power system dynamic conditions by eliminating PQ problems such as current/voltage harmonics, voltage sag/swell, voltage unbalance and voltage interruptions. 
